

Tik-61.123 Computer Architecture Lecture 4: Shifters, Divide, Floating Point

MIPS logical instructions

Instruction	Example	Meaning	Comment
and	and \$1,\$2,\$3	$S1 = S2 \& S3$	3 reg. operands; Logical AND
or	or \$1,\$2,\$3	$S1 = S2 S3$	3 reg. operands; Logical OR
xor	xor \$1,\$2,\$3	$S1 = S2 \wedge S3$	3 reg. operands; Logical XOR
nor	nor \$1,\$2,\$3	$S1 = \neg(S2 S3)$	3 reg. operands; Logical NOR
and immediate	andi \$1,\$2,10	$S1 = S2 \& 10$	Logical AND reg. constant
or immediate	ori \$1,\$2,10	$S1 = S2 10$	Logical OR reg. constant
xor immediate	xori \$1,\$2,10	$S1 = S2 \wedge 10$	Logical XOR reg. constant
shift left logical	sll \$1,\$2,10	$S1 = S2 \ll 10$	Shift left by constant
shift right logical	srl \$1,\$2,10	$S1 = S2 \gg 10$	Shift right by constant
shift right arithm.	sra \$1,\$2,10	$S1 = S2 \gg 10$	Shift right (sign extend)
shift left logical	sllv \$1,\$2,\$3	$S1 = S2 \ll S3$	Shift left by variable
shift right logical	srlv \$1,\$2,\$3	$S1 = S2 \gg S3$	Shift right by variable
shift right arithm.	srav \$1,\$2,\$3	$S1 = S2 \gg S3$	Shift right arith. by variable

Shifters



Two kinds:

logical-- value shifted in is always "0"
 "0" \rightarrow msb \leftarrow lsb "0"

arithmetic-- on right shifts, sign extend
 msb \leftarrow lsb "0"


Note: these are single bit shifts. A given instruction might request 0 to 32 bits to be shifted!

Review: Combinational Shifter from MUXes



- What comes in the MSBs?
- How many levels for 32-bit shifter?
- What if we use 4-1 Muxes?


General Shift Right Scheme using 16 Bit Example



If added Right-to-left connections could support Rotate (not in MIPS but found in ISAs)

Funnel Shifter


Instead Extract 32 bits of 64



- Shift A by i bits (sa= shift right amount)
- Logical: $Y = 0, X=A, sa=i$
- Arithmetic? $Y = _, X = _, sa = _$
- Rotate? $Y = _, X = _, sa = _$
- Left shifts? $Y = _, X = _, sa = _$

Barrel Shifter

Technology-dependent solutions: transistor per switch



cs 152 /7 Divide.FP .7

DAP GUCCB 1997

Divide: Paper & Pencil

```

      1001   Quotient
  1000 1000  Dividend
  -1000
  ----
      10
      101
      1010
      -1000
      ----
          10   Remainder (or Modulo result)
    
```

See how big a number can be subtracted, creating quotient bit on each step

Binary => 1 * divisor or 0 * divisor

Dividend = Quotient x Divisor + Remainder
=> | Dividend | = | Quotient | + | Divisor |


3 versions of divide, successive refinement

cs 152 /7 Divide.FP .8

DAP GUCCB 1997

DIVIDE HARDWARE Version 1

- 64-bit Divisor reg, 64-bit ALU, 64-bit Remainder reg, 32-bit Quotient reg



cs 152 /7 Divide.FP .9


DAP GUCCB 1997

Divide Algorithm Version 1

Takes n+1 steps for n-bit Quotient & Rem.

1. Subtract the Divisor register from the Remainder register, and place the result in the Remainder register.

Remainder Quotient Divisor
0000 0111 0000 0010 0000



cs 152 /7 Divide.FP .10

DAP GUCCB 1997

Observations on Divide Version 1


- 1/2 bits in divisor always 0
=> 1/2 of 64-bit adder is wasted
=> 1/2 of divisor is wasted
- Instead of shifting divisor to right, shift remainder to left?
- 1st step cannot produce a 1 in quotient bit (otherwise too big)
=> switch order to shift first and then subtract, can save 1 iteration

cs 152 /7 Divide.FP .11

DAP GUCCB 1997


DIVIDE HARDWARE Version 2

- 32-bit Divisor reg, 32-bit ALU, 64-bit Remainder reg, 32-bit Quotient reg





cs 152 /7 Divide.FP .12

DAP GUCCB 1997




- ### Observations on Divide Version 2
- Eliminate Quotient register by combining with Remainder as shifted left
 - Start by shifting the Remainder left as before.
 - Thereafter loop contains only two steps because the shifting of the Remainder register shifts both the remainder in the left half and the quotient in the right half
 - The consequence of combining the two registers together and the new order of the operations in the loop is that the remainder will shifted left one time too many.
 - Thus the final correction step must shift back only the remainder in the left half of the register
- cs 152 /7 Divide.FP .14 DAP GUCCB 1997



- ### Observations on Divide Version 3
- Same Hardware as Multiply: just need ALU to add or subtract, and 63-bit register to shift left or shift right
 - Hi and Lo registers in MIPS combine to act as 64-bit register for multiply and divide
 - Signed Divides: Simplest is to remember signs, make positive, and complement quotient and remainder if necessary
 - Note: Dividend and Remainder must have same sign
 - Note: Quotient negated if Divisor sign & Dividend sign disagree e.g., $-7 \div 2 = -3$, remainder = -1
 - Possible for quotient to be too large: if divide 64-bit integer by 1, quotient is 64 bits ("called saturation")
- cs 152 /7 Divide.FP .17 DAP GUCCB 1997

- ### Floating-Point
- What can be represented in N bits?
 - Unsigned: 0 to $2^N - 1$
 - 2s Complement: -2^{N-1} to $2^{N-1} - 1$
 - 1s Complement: $-2^{N-1} + 1$ to $2^{N-1} - 1$
 - Excess M: $-M$ to $2^N - M - 1$
 - BCD: 0 to $10^N - 1$
 - But, what about?
 - very large numbers? 9,349,398,989,787,762,244,859,087,678
 - very small number? 0.00000000000000000000000045691
 - rational: $2/3$
 - irrationals: $\sqrt{2}$
 - transcendentals: e, π
- cs 152 /7 Divide.FP .18 DAP GUCCB 1997


Denormalized Numbers



$B = 2, p = 4$

The gap between 0 and the next representable number is much larger than the gaps between nearby representable numbers.

IEEE standard uses denormalized numbers to fill in the gap, making the distances between numbers near 0 more alike.



same spacing, half as many values!

NOTE: PDP-11, VAX cannot represent subnormal numbers. These machines underflow to zero instead.

Infinity and NaNs

result of operation *overflows*, i.e., is larger than the largest number that can be represented

overflow is not the same as divide by zero (raises a different exception)

\pm -infinity S 1...1 0...0

It may make sense to do further computations with infinity
e.g., $X/0 > Y$ may be a valid comparison

Not a number, but not infinity (e.g. $\text{sqrt}(-4)$)
invalid operation exception (unless operation is = or \neq)

NaN S 1...1 non-zero HW decides what goes here

NaNs propagate: $f(\text{NaN}) = \text{NaN}$

Summary

- Pentium: Difference between bugs that board designers must know about and bugs that potentially affect all users
 - Why not make public complete description of bugs in later category?
 - \$200,000 cost in June to repair design
 - \$500,000,000 loss in December in profits to replace bad parts
 - How much to repair Intel's reputation?
- [What is technologists responsibility in disclosing bugs?](#)
- Bits have no inherent meaning: operations determine whether they are really ASCII characters, integers, floating point numbers
- Divide can use same hardware as multiply: Hi & Lo registers in MPS
- Floating point basically follows paper and pencil method of scientific notation using integer algorithms for multiply and divide of significands
- IEEE 754 requires good rounding; special values for NaN, Infinity