

---

# T-61.123 Computer Architecture

cs 152 L1 Intro.1

Patterson Fall 97 ©UCB

---

# **Tik-61.123 Computer Architecture** **Lecture 1 : Introduction**

cs 152 L1 Intro.2

Patterson Fall 97 ©UCB

## Course Administration

- Instructor: Lic. Tech Mikko Huttunen  
(mikko.i.huttunen@nokia.com)
- Assistant: MSc.Mika Rättö (tark@hut.fi)
- Assignment: SPIM simulator...
- Materials: Delivered via Otapaino
- Newsgroup: opinnot.tik.tark
- Text: *Computer Organization and Design:  
The Hardware/Software Interface,  
**Second Edition***, Patterson and Hennessy
  - Q: Need 2nd Edition?  
yes! >> 50% text changed, all exercises changed all examples  
modernized, new sections, ...

## Course Administration

- Course assistant's reception time is 8.15-9.15 AM at thursdays (27.9-18.10)
- Assistant's reception place is the library of laboratory of information technology (B322)
- The assignment work is *personal* (max. grade 3 or 5)
- Assistant advises in problems
- Assistant can be contacted with otax, at the reception or e-mail (preferred)
- Assignment work deadline is **19.10 4.00 PM**
- The work will be returned to course box (in laboratory of information science)

## Course administration

- If the assignment work is not returned in time (before the deadline):

\* Grade is grade-1

\* The assignment work will be checked in may 2002 !!!!

## Course administration

- Registration: ***wwwTopi!***

- **Grading:**

$$\begin{array}{r} \text{assignment work grade} * 1/3 \\ + \text{ exam grade} \quad * 2/3 \\ \hline = \text{ course grade} \end{array}$$

## What is “Computer Architecture”


**Computer Architecture =  
Instruction Set Architecture +  
Machine Organization**

## Instruction Set Architecture (subset of Computer Arch.)


... the attributes of a [computing] system as seen by the programmer, *i.e.* the conceptual structure and functional behavior, as distinct from the organization of the data flows and controls the logic design, and the physical implementation.

– Amdahl, Blaaw, and Brooks, 1964

- Organization of Programmable Storage
- Data Types & Data Structures: Encodings & Representations
- Instruction Set
- Instruction Formats
- Modes of Addressing and Accessing Data Items and Instructions
- Exceptional Conditions



## The Instruction Set: a Critical Interface



cs 152 L1 Intro.9

Patterson Fall 97 ©UCB

## Example ISAs (Instruction Set Architectures)

- Digital Alpha (v1, v3) 1992-97
- HP PA-RISC (v1.1, v2.0) 1986-96
- Sun Sparc (v8, v9) 1987-95
- SGI MIPS (MIPS I, II, III, IV, V) 1986-96
- Intel (8086,80286,80386, 80486,Pentium, MMX, ...) 1978-96

cs 152 L1 Intro.10


Patterson Fall 97 ©UCB

## MIPS R3000 Instruction Set Architecture (Summary)


### ◦ Instruction Categories

- Load/Store
- Computational
- Jump and Branch
- Floating Point
  - coprocessor
- Memory Management
- Special

### Registers



### 3 Instruction Formats: all 32 bits wide



*Q: How many already familiar with MIPS ISA?*

## Organization

### ◦ Capabilities & Performance Characteristics of Principal Functional Units

- (e.g., Registers, ALU, Shifters, Logic Units, ...)

### Logic Designer's View

==== ISA Level =====

FUs & Interconnect


### ◦ Ways in which these components are interconnected

### ◦ Information flows between components

### ◦ Logic and means by which such information flow is controlled.


### ◦ Choreography of FUs to realize the ISA

### ◦ Register Transfer Level (RTL) Description



## Example Organization


### TI SuperSPARC™ TMS390Z50 in Sun SPARCstation20



cs 152 L1 Intro.13

Patterson Fall 97 ©UCB

## What is "Computer Architecture"?




- Coordination of many **levels of abstraction**
- Under a rapidly **changing set of forces**
- Design, Measurement, *and* Evaluation

cs 152 L1 Intro.14

Patterson Fall 97 ©UCB

## Forces on Computer Architecture



cs 152 L1 Intro.15


Patterson Fall 97 ©UCB

## Technology

DRAM chip capacity

DRAM	
Year	Size
1980	64 Kb
1983	256 Kb
1986	1 Mb
1989	4 Mb
1992	16 Mb
1996	64 Mb
1999	256 Mb
2002	1 Gb

Microprocessor Logic Density



- In ~1985 the single-chip processor (32-bit) and the single-board computer emerged
  - => workstations, personal computers, multiprocessors have been riding this wave since
- In the 2002+ timeframe, these may well look like mainframes compared single-chip computer (maybe 2 chips)

cs 152 L1 Intro.16

Patterson Fall 97 ©UCB

## Technology => dramatic change

### ◦ Processor

- logic capacity: about 30% per year
- clock rate: about 20% per year


### ◦ Memory

- DRAM capacity: about 60% per year (4x every 3 years)
- Memory speed: about 10% per year
- Cost per bit: improves about 25% per year


### ◦ Disk

- capacity: about 60% per year

## Performance Trends



## Processor Performance (SPEC)




Did RISC win the technology battle and lose the market war?

## Applications and Languages

- CAD, CAM, CAE, . . .
- Lotus, DOS, . . .
- Multimedia, . . .
- The Web, . . .
- JAVA, . . .
- ???


## Measurement and Evaluation



cs 152 L1 Intro.21

Patterson Fall 97 ©UCB


## Levels of Representation (61C Review)




cs 152 L1 Intro.22

Patterson Fall 97 ©UCB


## Levels of Organization




Workstation Design Target:  
25% of cost on Processor  
25% of cost on Memory  
(minimum memory size)  
Rest on I/O devices,  
power supplies, box



## Execution Cycle




## The SPARCstation 20



cs 152 L1 Intro.25

Patterson Fall 97 ©UCB


## The Underlying Interconnect



cs 152 L1 Intro.26

Patterson Fall 97 ©UCB


## Processor and Caches



cs 152 L1 Intro.27

Patterson Fall 97 ©UCB

## Memory



cs 152 L1 Intro.28

Patterson Fall 97 ©UCB


## Input and Output (I/O) Devices

- **SCSI Bus: Standard I/O Devices**

SPARCstation 20

- **SBus: High Speed I/O Devices**

- **External Bus: Low Speed I/O Device**




cs 152 L1 Intro.29

Patterson Fall 97 ©UCB

## Standard I/O Devices

SPARCstation 20

- **SCSI = Small Computer Systems Interface**
- **A standard interface (IBM, Apple, HP, Sun ... etc.)**
- **Computers and I/O devices communicate with each other**
- **The hard disk is one I/O device resides on the SCSI Bus**




cs 152 L1 Intro.30

Patterson Fall 97 ©UCB

## High Speed I/O Devices

SPARCstation 20

- SBus is SUN's own high speed I/O bus
- SS20 has four SBus slots where we can plug in I/O devices
- Example: graphics accelerator, video adaptor, ... etc.
- High speed and low speed are relative terms




cs 152 L1 Intro.31

Patterson Fall 97 ©UCB

## Slow Speed I/O Devices

SPARCstation 20


- There are only four SBus slots in SS20--"seats" are expensive
- The speed of some I/O devices is limited by human reaction time--very very slow by computer standard
- Examples: Keyboard and mouse
- No reason to use up one of the expensive SBus slot



cs 152 L1 Intro.32

Patterson Fall 97 ©UCB

## Summary: Computer System Components



° All have interfaces & organizations